

# 1M × 4 BANKS × 16 BITS SDRAM

# Table of Contents-

1.	GENERAL DESCRIPTION	3
2.	FEATURES	3
3.	AVAILABLE PART NUMBER	3
4.	PIN CONFIGURATION	4
5.	PIN DESCRIPTION	5
6.	BLOCK DIAGRAM	6
7.	FUNCTIONAL DESCRIPTION	7
	Power Up and Initialization	7
	Programming Mode Register	7
	Bank Activate Command	7
	Read and Write Access Modes	7
	Burst Read Command	8
	Burst Command	8
	Read Interrupted by a Read	8
	Read Interrupted by a Write	8
	Write Interrupted by a Write	8
	Write Interrupted by a Read	8
	Burst Stop Command	8
	Addressing Sequence of Sequential Mode	9
	Addressing Sequence of Interleave Mode	
	Auto Precharge Command	10
	Precharge Command	10
	Self Refresh Command	10
	Power Down Mode	
	No Operation Command	
	Deselect Command	
	Clock Suspend Mode	
	Table of Operating Modes	
	Simplified State Diagram	
8.	DC CHARACTERISTICS	
	Absolute Maximum Rating	
	Recommended DC Operating Conditions	14
	Canacitance	14

# W9864G6DB



	DC Characteristics	15
9. <i>i</i>	AC CHARACTERISTICS	16
10.	TIMING WAVEFORMS	19
	Command Input Timing	19
	Read Timing	20
	Control Timing of Input Data	21
	Control Timing of Output Data	22
	Mode Register Set Cycle	23
11.	OPERATING TIMING EXAMPLE	24
	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)	24
	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto Precharge)	25
	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)	26
	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto Precharge)	27
	Interleaved Bank Write (Burst Length = 8)	28
	Interleaved Bank Write (Burst Length = 8, Auto Precharge)	29
	Page Mode Read (Burst Length = 4, CAS Latency = 3)	30
	Page Mode Read/Write (Burst Length = 8, CAS Latency = 3)	31
	Auto Precharge Read (Burst Length = 4, CAS Latency = 3)	32
	Auto Precharge Write (Burst Length = 4)	33
	Auto Refresh Cycle	34
	Self Refresh Cycle	35
	Bust Read and Single Write (Burst Length = 4, CAS Latency = 3)	36
	Power Down Mode	37
	Auto Precharge Timing (Write Cycle)	38
	Auto Precharge Timing (Read Cycle)	39
	Timing Chart of Read to Write Cycle	40
	Timing Chart of Write to Read Cycle	41
	Timing Chart of Burst Stop Cycle (Burst Stop Command)	42
	Timing Chart of Burst Stop Cycle (Precharge Command)	43
	CKE/DQM Input Timing (Write Cycle)	44
	CKE/DQM Input Timing (Read Cycle)	45
	Self Refresh/Power Down Mode Exit Timing	46
12.	PACKAGE DIMENSIONS	47
	BGA 60 Balls Pitch = 0.65 mm	47
12	VEDSION HISTORY	10



#### 1. GENERAL DESCRIPTION

W9864G6DB is a high-speed synchronous dynamic random access memory (SDRAM), organized as 1M words  $\times$  4 banks  $\times$  16 bits. Using pipelined architecture and 0.175  $\mu$ m process technology, W9864G6DB delivers a data bandwidth of up to 286M bytes per second (-7).

W9864G6DB -7.

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9864G6DB is ideal for main memory in high performance applications.

#### 2. FEATURES

- 2.7V 3.6V power supply
- 1048576 words  $\times$  4 banks  $\times$  16 bits organization
- · Self refresh current: Standard and low power
- CAS latency: 2 and 3
- Burst Length: 1, 2, 4, 8, and full page
- · Sequential and Interleave burst
- · Burst read, single write operation
- · Byte data controlled by DQM
- Power-down Mode
- · Auto-precharge and controlled precharge
- 4K refresh cycles/ 64 mS
- Interface: LVTTL
- Packaged in BGA 60 balls pitch = 0.65 mm, using PB free materials

#### 3. AVAILABLE PART NUMBER

PART NUMBER SPEED (CL = 3)		SELF REFRESH CURRENT (MAX.)
W9864G6DB-7	143 MHz	1 mA



### 4. PIN CONFIGURATION

	Top \	/iew	Bottom View
	1 2	6 7	7 6 2 1
Α	VSS ODQ15	DQ0 VDD	VDD DQ0 DQ15 VSS
В	DQ14 OVSSQ	VDDQ DQ1	DQ1 OVDDQ VSSQ DQ14
С	DQ13 VDDQ	VSSQ DQ2	DQ2 OVSSQ VDDQ DQ13
D	DQ12 ODQ11	DQ4 ODQ3	DQ3
Ε	DQ10 OVSSQ	VDDQ DQ5	DQ5 OVDDQ VSSQ DQ10
F	DQ9 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VSSQ DQ6	DQ6 OVSSQ VDDQ DQ9
G	DQ8 O NC	NC ODQ7	DQ7 O NC NC O DQ8
Н	NC O VSS	VDD \cap \cap NC	NC VDD VSS NC
J	NC OUDQM	LDQM WE#	WE# OLDQM UDQM ONC
K	NC O CLK	RAS# CAS#	CAS RAS# CLK NC
L	CKE O NC	NC CS#	CS# NC NC CKE
M	A11 🔾 🔾 A9	BS1 OBS0	BS0 BS1 A9 A11
N	A8 🔾 🔾 A7	A0 ( ) (A10	A10
Р	A6 🔾 🔾 A5	A2 \( \cap \) \( \text{A1} \)	A1
R	VSS 🔾 🔾 A4	A3 VDD	VDD A3 A4 VSS




## 5. PIN DESCRIPTION

BALL LOCATION	PIN NAME	FUNCTION	DESCRIPTION			
M1, M2, N1, N2, N6, N7, P1, P2, P6, P7, R6,	A0 – A11	Address	Multiplexed pins for row and column address. Row address: A0 – A11. Column address: A0 – A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.			
M6, M7	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.			
A2, A6, B1, B7, C1, C7, D1, D2, D6, D7, E1, E7, F1, F7, G1, G7	DQ0 – DQ15	Data Input/ Output	Multiplexed pins for data output and input.			
L7	<del>CS</del>	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.			
K6	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ define the operation to be executed.			
K7	CAS	Column Address Strobe	Referred to RAS			
J7	WE	Write Enable	Referred to RAS			
J6, J5	UDQM LDQM	Input/Output Mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.			
K2	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.			
L1	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.			
A7, H6, R7	VDD	Power (+3.3V)	Power for input buffers and logic circuit inside DRAM.			
A1, H2, R1	Vss	Ground	Ground for input buffers and logic circuit inside DRAM.			
B6, C2, E6, F2	B6, C2, E6, F2 VDDQ Power (+3.3V) for I/O Buffer					
B2, C6, E2, F6	Vssq	Ground for I/O Buffer	Separated ground from Vss, to improve DQ noise immunity.			
G2, G6, H1, H7, J1, K1, L2, L6	NC	No Connection	No connection			



### 6. BLOCK DIAGRAM





#### 7. FUNCTIONAL DESCRIPTION

#### Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed VDD +0.3V on any of the input pins or VDD supplies. After power up, an initial pause of 200  $\mu$ S is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

### **Programming Mode Register**

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{CS}$  and  $\overline{WE}$  at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to  $t_{RSC}$  has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

#### **Bank Activate Command**

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (trcd). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (trcd). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (trrd). The maximum time that each bank can be held active is specified as Tras (max.).

#### Read and Write Access Modes

 $\overline{\text{RAS}}$  high and  $\overline{\text{CAS}}$  low at the clock rising edge after minimum of  $t_{\text{RCD}}$  delay.  $\overline{\text{WE}}$  pin voltage level defines whether the access cycle is a read operation ( $\overline{\text{WE}}$  high), or a write operation ( $\overline{\text{WE}}$  low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



#### **Burst Read Command**

The Burst Read command is initiated by applying logic low level to  $\overline{CS}$  and  $\overline{CAS}$  while holding  $\overline{RAS}$  and  $\overline{WE}$  high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode.

#### **Burst Command**

The Burst Write command is initiated by applying logic low level to  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  while holding  $\overline{RAS}$  high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

#### Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS latency from the interrupting Read Command the is satisfied.

#### Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

#### Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

#### Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.

#### **Burst Stop Command**

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop



Command is defined by having  $\overline{RAS}$  and  $\overline{CAS}$  high with  $\overline{CS}$  and  $\overline{WE}$  low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored.

#### **Addressing Sequence of Sequential Mode**

A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

**DATA ACCESS ADDRESS BURST LENGTH** Data 0 n BL = 2 (disturb address is A0) Data 1 n + 1 No address carry from A0 to A1 Data 2 BL = 4 (disturb addresses are A0 and A1) n + 2 Data 3 No address carry from A1 to A2 n + 3Data 4 n + 4Data 5 n + 5BL = 8 (disturb addresses are A0, A1 and A2) Data 6 n + 6 No address carry from A2 to A3 Data 7 n + 7

**Table 2 Address Sequence of Sequential Mode** 

#### **Addressing Sequence of Interleave Mode**

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

DATA	ACCESS ADDRESS	BUST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 $\overline{\text{A0}}$	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	IJ
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	V

**Table 3 Address Sequence of Interleave Mode** 



### **Auto Precharge Command**

If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS latency.

A Read or Write Command with auto-precharge cannot be interrupted before the entire burst operation is completed for the same bank. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time ( $t_{RP}$ ) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation one clock delay from the last burst write cycle. This delay is referred to as write  $t_{DPL}$ . The bank undergoing auto-precharge cannot be reactivated until  $t_{DPL}$  and  $t_{RP}$  are satisfied. This is referred to as  $t_{DAL}$ , Data-in to Active delay ( $t_{DAL} = t_{DPL} + t_{RP}$ ). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy  $t_{RAS}$  (min).

#### **Precharge Command**

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$  are low and  $\overline{\text{CAS}}$  is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, BS0, and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time ( $t_{\text{RP}}$ ).

#### Self Refresh Command

The Self Refresh Command is defined by having  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{CKE}$  held low with  $\overline{WE}$  high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered,  $\overline{CKE}$  must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except  $\overline{CKE}$ , are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after  $\overline{CKE}$  is returned high. A minimum delay time is required when the device exits Self Refresh Operation and before the next command can be issued. This delay is equal to the tac cycle time plus the Self Refresh exit time.

If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.

#### **Power Down Mode**

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period (tree) of the device.



The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on tck. The input buffers need to be enabled with CKE held high for a period equal to tces (min.) + tck (min.).

#### **No Operation Command**

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when  $\overline{CS}$  is low with  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### **Deselect Command**

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when  $\overline{CS}$  is brought high, the  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  signals become don't cares.

#### **Clock Suspend Mode**

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



# **Table of Operating Modes**

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

TABLE 1 TRUTH TABLE (Note (1), (2))


COMMAND	DEVICE STATE	CKEn-1	CKEn	DQM	BS0, 1	A10	A0-A9	-cs	RAS	CAS	WE
Bank Active	Idle	Н	Х	х	٧	>	V	L	L	Н	Н
Bank Precharge	Any	Н	Х	х	٧	L	х	L	L	Н	L
Precharge All	Any	Н	х	х	х	Н	х	L	L	Н	٦
Write	Active (3)	Н	Х	х	٧	L	٧	L	Н	L	L
Write with Auto Precharge	Active (3)	Н	х	х	٧	Н	٧	L	Н	L	L
Read	Active (3)	Н	х	х	٧	L	٧	L	Н	L	Н
Read with Auto Precharge	Active (3)	Н	Х	х	٧	Н	٧	L	Н	L	Н
Mode Register Set	Idle	Н	Х	х	٧	>	٧	L	L	L	L
No-Operation	Any	Н	х	х	Х	х	х	L	Н	Н	Н
Burst Stop	Active (4)	Н	Х	х	Х	х	х	L	Н	Н	L
Device Deselect	Any	Н	х	х	Х	х	Х	Н	х	х	х
Auto Refresh	Idle	Н	Н	х	Х	х	х	L	L	L	Н
Self Refresh Entry	Idle	Н	L	х	Х	х	х	L	L	L	Н
Self Refresh Exit	idle	L	Н	х	х	х	х	Н	х	х	х
Gen Renesii Exit	(S.R)	L	Н	Х	Х	Х	х	L	Н	Н	х
Clock Suspend Mode Entry	Active	Н	L	х	х	х	x	х	х	х	х
Power Down Mode Entry	Idle	Н	L	х	Х	х	х	Н	х	х	Х
Power Down Wode Entry	Active (5)	Н	L	х	х	х	х	L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	х	Х	х	х	х	х	х	Х
	Any	L	Н	х	х	х	х	Н	х	х	Х
Power Down Mode Exit	(power down)	L	Н	х	х	х	х	L	Н	Н	Н
Data Write/Output Enable	Active	Н	х	L	х	Х	х	х	х	х	х
Data Write/Output Disable	Active	Н	х	Н	х	х	х	х	х	х	х

#### Notes:

- (1) v = valid, x = Don't care, L = Low Level, H = High Level
- (2) CKEn signal is input leve I when commands are provided.
- (3) These are state of bank designated by BS0, BS1 signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.
  When this command asserts in the burst cycle, device state is clock suspend mode.



# **Simplified State Diagram**



MRS = Mode Register Set

REF = Refresh

ACT = Active

PRE = Precharge

WRITEA = Write with Auto precharge

READA = Read with Auto precharge



#### 8. DC CHARACTERISTICS

# **Absolute Maximum Rating**

PARAMETER	SYM.	RATING	UNIT	NOTES
Input, Column Output Voltage	VIN, VOUT	-0.3 – VDD +0.3	V	1
Power Supply Voltage	Vdd, Vddq	-0.3 – 4.6	V	1
Operating Temperature	Topr	0 – 70	°C	1
Storage Temperature	Tstg	-55 – 150	°C	1
Soldering Temperature (10s)	Tsolder	260	°C	1
Power Dissipation	Pd	1	W	1
Short Circuit Output Current	lout	50	mA	1

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# **Recommended DC Operating Conditions**

 $(TA = 0 \text{ to } 70^{\circ}C)$ 

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	VDD	2.7	3.3	3.6	V	2
Power Supply Voltage (for I/O Buffer)	VDDQ	2.7	3.3	3.6	V	2
Input High Voltage	VIH	2.0	-	VDD +0.3	V	2
Input Low Voltage	VIL	-0.3	-	0.8	V	2

Note: Vih (max.) = VDD/VDDQ +1.2V for pulse width  $\leq 5$  nS Vil (min.) = Vss/VssQ -1.2V for pulse width  $\leq 5$  nS

# Capacitance

 $(V_{DD} = 3.3V, T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$ 

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance	C:	2.5	4	, r
(A0 to A11, BS0, BS1, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , DQM, CKE)	Ci	2.5	4	pF
Input Capacitance (CLK)	CCLK	2.5	4	pF
Input/Output capacitance (DQ0 – DQ15)	Со	4	6.5	pF

Note: These parameters are periodically sampled and not 100% tested



### **DC Characteristics**

 $(VDD = 3.6V \sim 2.7V, TA = 0 \sim 70 C)$ 

PARAMETER		SYM.	-7	UNIT	NOTES
PARAMETER		STIVI.	MAX.	UNIT	NOTES
Operating Current					
tck = min., trc = min.	1 bank operation	Icc1	80		3
Active precharge command cycling without burst operation	·				
Standby Current					
$tck = min., \overline{CS} = VIH$	CKE = VIH	ICC2	30		3
VIH/L = VIH (min.)/ VIL (max.)				-	
Bank: Inactive State	CKE = VIL (Power Down mode)	ICC2P	1		3
Standby Current					
CLK = VIL, $\overline{CS}$ = VIH	CKE = VIH	Icc2s	8	mA	
VIH/L=VIH (min.)/VIL (max.)					
BANK: Inactive State	CKE = VIL (Power Down mode)	ICC2PS	1		
No Operating Current	CKE = VIH	Іссз	55		
$tck = min., \overline{CS} = Vih (min.)$	CRE - VIH	1003	55		
BANK: active state (4 banks)	CKE = V <sub>IL</sub> (Power Down mode)	Іссзр	5		
Burst Operating Current (tck = min.)		ICC4	145		2.4
Read/Write command cycling		ICC4	145		3, 4
Auto Refresh Current (tck = min.)		loos	110		2
Auto refresh command cycling		ICC5	110		3
Self Refresh Current (CKE = 0.2V)		ICC6	1	mA	
Self refresh mode		ICC6L	400	μА	

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
Input Leakage Current	1/1.)	-5	5		
(0V ≤ VIN ≤ VDD, all other pins not under test = 0V)	lı(L)	-5	3	μΑ	
Output Leakage Current	Vo(L)	-5	5		
(Output disable, 0V ≤ Vouт ≤ VDDQ)	VO(L)	-5	<u>5</u>	μΑ	
LVTTL Output "H" Level Voltage	Vон	2.4	_	V	
(IOUT = -2 mA)	VOR	2.4	-	V	
LVTTL Output "L" Level Voltage	Vol	_	0.4	V	
(IOUT = 2 mA)	V OL	_	0.4	V	



## 9. AC CHARACTERISTICS

 $(VDD = 3.6V - 2.7V, V_{SS} = 0V, TA = 0 \text{ to } 70 \, ^{\circ}\text{C}) \text{ (Notes: 5, 6.)}$ 

DADAME	TED	SYMBOL	-7		UNIT
PARAIVIE	PARAMETER		MIN.	MAX.	
Ref/Active to Ref/Active Comma	nd Period	tRC	65		
Active to Precharge Command Period		tRAS	45	100000	nS
Active to Read/Write Command	Delay Time	tRCD	20		1
Read/Write(a) to Read/Write(b)Command Period		tCCD	1		Cycle
Precharge to Active(b) Command Period		tRP	20		
Active(a) to Active(b) Command Period		tRRD	14		1
Write Recovery Time	CL* = 2	4\A/D	8		
	CL* = 3	tWR	7		
CLK Cycle Time	CL* = 2	+CV	8	1000	
	CL* = 3	tCK	7	1000	]
CLK High Level		tCH	2		
CLK Low Level		tCL	2		1
Access Time from CLK	CL* = 2	44.0		6	1
	CL* = 3	tAC		5.5	1
Output Data Hold Time		tOH	3		1
Output Data High Impedance Time		tHZ	3	7	nS
Output Data Low Impedance Time		tLZ	0		
Power Down Mode Entry Time		tSB	0	7	
Transition Time of CLK (Rise and	d Fall)	tT	0.5	10	1
Data-in-Set-up Time		tDS	1.5		1
Data-in Hold Time		tDH	1		1
Address Set-up Time		tAS	1.5		1
Address Hold Time		tAH	1		1
CKE Set-up Time		tCKS	1.5		1
CKE Hold Time		tCKH	1		
Command Set-up Time		tCMS	1.5		
Command Hold Time		tCMH	1		1
Refresh Time		tREF		64	mS
Mode Register Set Cycle Time		tRSC	14		nS




#### Notes:

- Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the devices.
- 2. All voltages are referenced to Vss
- 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tck and tcc.
- 4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
- 5. Power up Sequence
  - (1) Power up must be performed in the following sequence.
  - (2) Power must be applied to VDD and VDDQ (simultaneously) while all input signals are held in the "NOP" state. The CLK signals must be started at the same time.
  - (3) After power-up a pause of at least 200 µseconds is required. It is required that DQM and CKE signals then be held 'high' (VDD levels) to ensure that the DQ output is impedance.
  - (4) All banks must be precharged.
  - (5) The Mode Register Set command must be asserted to initialize the Mode Register.
  - (6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.

### 6. AC Testing Conditions

PARAMETER	CONDITIONS		
Output Reference Level	1.4V		
Output Load	See diagram below		
Input Signal Levels (VIH/VIL)	2.4V/0.4V		
Transition Time (Rise and Fall) of Input Signal	1 nS		
Input Reference Level	1.4V		



- 1. Transition times are measured between VIH and VIL.
- 2. thz defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
- These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows the number of clock cycles = specified value of timing/ clock period (count fractions as whole number)
  - (1) tch is the pulse width of CLK measured from the positive edge to the negative edge referenced to Vih (min.). tcl is the pulse width of CLK measured from the negative edge to the positive edge referenced to Vil (max.).

# W9864G6DB




### (2) A.C Latency Characteristics

CKE to Clock Disable (CKE Latency)			Cycle
DQM to Output to HI-Z (Read DQM Latency)			
DQM to Output to HI-Z (Write DQM Latency)	0		
Write Command to Input Data (Write Data Latency)	0		
CS to Command Input (CS Latency)			
Precharge to DQ Hi-Z Lead Time	CL = 2	2	
Predicting to by hi-z Lead Time	CL = 3	3	
Brack area to Look Velid Bate Out	CL = 2	1	
Precharge to Last Valid Data Out	CL = 3	2	
Bust Stop Command to DQ Hi-Z Lead Time	CL = 2	2	
Bust Stop Command to DQ FIF2 Lead Time	CL = 3	3	
Dust Stan Command to Last Valid Data Out	CL = 2	1	
Bust Stop Command to Last Valid Data Out	CL = 3	2	
Read with Auto Precharge Command to Active/Ref	CL = 2	BL + t <sub>RP</sub>	Cycle + nS
Command	CL = 3	BL + t <sub>RP</sub>	
Write with Auto Precharge Command to Active/Ref	CL = 2	BL + t <sub>RP</sub>	
Command	CL = 3	BL + t <sub>RP</sub>	




## **10. TIMING WAVEFORMS**

# **Command Input Timing**






# **Read Timing**






## **Control Timing of Input Data**






## **Control Timing of Output Data**






## **Mode Register Set Cycle**






### 11. OPERATING TIMING EXAMPLE

## Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)






# Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto Precharge)






# Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)






# Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto Precharge)






## **Interleaved Bank Write (Burst Length = 8)**






## Interleaved Bank Write (Burst Length = 8, Auto Precharge)






# Page Mode Read (Burst Length = 4, CAS Latency = 3)






## Page Mode Read/Write (Burst Length = 8, CAS Latency = 3)






# Auto Precharge Read (Burst Length = 4, CAS Latency = 3)






## **Auto Precharge Write (Burst Length = 4)**






## **Auto Refresh Cycle**






## **Self Refresh Cycle**






# **Bust Read and Single Write (Burst Length = 4, CAS Latency = 3)**






#### **Power Down Mode**






## **Auto Precharge Timing (Write Cycle)**






## **Auto Precharge Timing (Read Cycle)**






## **Timing Chart of Read to Write Cycle**






## **Timing Chart of Write to Read Cycle**






# **Timing Chart of Burst Stop Cycle (Burst Stop Command)**






## **Timing Chart of Burst Stop Cycle (Precharge Command)**






# **CKE/DQM Input Timing (Write Cycle)**






# **CKE/DQM Input Timing (Read Cycle)**






### Self Refresh/Power Down Mode Exit Timing





#### 12. PACKAGE DIMENSIONS

## BGA 60 Balls Pitch = 0.65 mm





#### 13. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	January 27, 2003	-	Formal Version



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

**Winbond Electronics Corporation Japan** 

7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.